Listing of Claims:

1. (Original) An interconnect apparatus comprising:

a silicon substrate;

contact pads processed on the silicon substrate to connect to an integrated circuit (IC) die;

interconnections selectively interconnecting the contact pads, the interconnections

processed on the silicon substrate; and

circuit elements processed on the silicon substrate with the same processing as the

contact pads and the interconnections to interoperate with the IC die.

2. (Original) An interconnect apparatus according to claim 1, wherein the circuit elements

comprise a micro electro-mechanical system (MEMS) device.

3. (Original) An interconnect apparatus according to claim 2, wherein the MEMS device further

includes a microfluidic system.

4. (Original) An interconnect apparatus according to claim 2, wherein the MEMS device further

includes an actuation circuit device.

5. (Original) An interconnect apparatus according to claim 1, wherein the circuit elements

comprise a sensor circuit.

6. (Original) An interconnect apparatus according to claim 1, wherein the silicon substrate

comprises a high-resistivity silicon substrate.

Attorney Docket No.: 42P17422 -2- Art Unit: 2826

7. (Original) An interconnect apparatus according to claim 6, wherein the circuit elements

comprise optical circuit components.

8. (Original) An interconnect apparatus according to claim 1, wherein the circuit elements

comprise an active circuit element.

9. (Original) An interconnect apparatus according to claim 1, further comprising a cap

processed onto the silicon substrate to hermetically isolate circuit elements on the silicon

substrate.

10. (Original) An interconnect apparatus according to claim 9, wherein the cap comprises a cap

of silicon-based material.

11. (Original) An interconnect apparatus according to claim 9, further comprising interconnect

vias manufactured in the cap to provide electrical connectivity to contact pads on the silicon

substrate.

12. (Original) A method comprising:

integrating interconnections and passive circuit elements into a silicon backplane with

processing steps of a first precision level; and

integrating on the interconnections of the silicon backplane an integrated circuit (IC)

produced on a separate silicon substrate with a second precision level of processing, the IC to

interconnect with the passive circuit elements, the second precision level being more precise than

-3-

the first precision level.

Examiner: Victor A. Mandala
Art Unit: 2826

13. (Original) A method according to claim 12, wherein integrating interconnections and

passive elements into the silicon backplane comprises integrating into high-resistivity silicon.

14. (Original) A method according to claim 12, further comprising integrating a micro electro-

mechanical system (MEMS) device into the silicon backplane with the processing steps of the

first precision level.

15. (Original) A method according to claim 14, wherein the MEMS device further comprises a

film bulk acoustic resonator (FBAR) device.

16. (Original) A method according to claim 12, wherein integrating on the interconnections of

the silicon backplane the IC comprises flip-chip bonding the IC to the silicon backplane.

17. (Original) A method according to claim 12, further comprising integrating multiple ICs on

the silicon backplane, each of the ICs being silicon-based ICs.

18. (Original) A method according to claim 17, wherein integrating the ICs on the silicon

backplane comprises creating an all silicon-based radio front-end module IC.

19. (Original) An integrated circuit chip having a circuit element on a substrate created with a

first lithographic processing interconnected on a high-resistivity silicon interconnect substrate

having functional circuit elements embedded in the interconnect substrate, created by the process

of:

Examiner: Victor A. Mandala Art Unit: 2826 Attorney Docket No.: 42P17422 -4processing contact pads and electrical traces on the silicon substrate with a second

lithographic processing to interconnect the circuit elements;

processing the circuit elements on the interconnection substrate with the second

lithographic processing; and

interconnecting the circuit element of the first lithographic processing on the separate

substrate to contact pads on the interconnection substrate.

20. (Original) An integrated circuit chip according to claim 19, wherein the silicon interconnect

substrate further includes a micro electro-mechanical system (MEMS) device.

21. (Original) An integrated circuit chip according to claim 19, wherein the circuit elements

comprise an active circuit element.

22. (Original) An integrated circuit chip according to claim 19, wherein the circuit elements on

separate substrates comprise circuit elements all on silicon substrates.

23. (Original) An integrated circuit chip according to claim 19, wherein the silicon interconnect

substrate further comprises a silicon lid to hermetically seal functional circuit elements.

24. (Original) An integrated circuit chip according to claim 23, wherein the lid further

comprises interconnections through the lid to interconnection contact pads on the silicon

interconnect substrate.

25. (Original) A method for utilizing a semiconductor processing equipment comprising:

Examiner: Victor A. Mandala Application No.: 10/816,264 -5-Art Unit: 2826

Attorney Docket No.: 42P17422

integrating electrical connectivity elements monolithically on a silicon backplane with the

processing equipment, at least some of the connectivity elements to receive an integrated circuit

(IC) chip, a technology to be used to manufacture the IC chip to produce a smaller minimum

feature size than the technology of the processing equipment; and

integrating monolithically on the silicon backplane circuit with the processing equipment

elements including micro electro-mechanical systems (MEMS) and passive components to

interoperate with the IC chip to process a signal to be received by the resulting circuit.

26. (Original) A method according to claim 25, wherein integrating electrical connectivity

elements on the silicon backplane includes integrating MEMS devices to bond a flip-chip

mounted IC to the backplane.

27. (Original) A method according to claim 25, wherein integrating the electrical connectivity

elements and the circuit elements comprises integrating the elements on the silicon backplane

with processing equipment having lithographic technology to produce a 0.5 µm or larger feature

size.

28. (Original) A method according to claim 25, wherein integrating the electrical connectivity

elements and the circuit elements comprises integrating the elements to prepare the silicon

backplane to produce a system on a chip integrated circuit.

29. (Original) An electronic system comprising:

a chip with an integrated circuit (IC) bonded to contact pads on a silicon interconnect

backplane, the silicon backplane having integrated circuits including a micro electro-mechanical

system (MEMS) device processed into the silicon backplane with the same processing used to

create the contact pads, the processing different from a processing used to create the IC; and

a direct current power storage cell coupled with the chip to supply power to the chip.

30. (Original) A system according to claim 29, wherein the MEMS device further includes a

microfluidic system.

31. (Original) A system according to claim 29, wherein the MEMS device further includes an

actuation circuit device.

32. (Original) A system according to claim 29, wherein the circuit elements comprise sensor

circuits.

33. (Original) A system according to claim 29, further comprising a cap processed onto the

silicon backplane to hermetically isolate circuit elements on the silicon backplane.

34. (Original) A system according to claim 33, wherein the cap comprises a cap of silicon-

based material.

35. (Original) A system according to claim 33, further comprising interconnections

manufactured through the cap to provide electrical connectivity to contact pads on the silicon

backplane.

Examiner: Victor A. Mandala

-7-

Art Unit: 2826